Management of Scratchpad Memory using Programming Techniques.

KAVITA TABBASSUM; Shah Nawaz Talpur; Sanam Narejo; Noor-u-Zaman Laghari

doi:10.22581/muet1982.1902.05

Author(s)

KAVITA TABBASSUM Information Technology Centre, Sindh Agricultural University Tandojam, Pakistan

Shah Nawaz Talpur Department of Computer Systems Engineering, Mehran University of Engineering & Technology, Jamshoro, Pakistan

Sanam Narejo Department of Computer Systems Engineering, Mehran University of Engineering & Technology, Jamshoro, Pakistan

Noor-u-Zaman Laghari Department of Computer Systems Engineering, Mehran University of Engineering & Technology, Jamshoro, Pakistan

Abstract

Consuming the conventional approaches, processors are incapable to achieve effective energy reduction. In upcoming processors on-chip memory system will be the major restriction. On-chip memories are managed by the software SMCs (Software Managed Chips), and are work with caches (on-chip), where inside a block of caches software can explicitly read as well as write specific or complete memory references, or work separately just like scratchpad memory. In embedded systems Scratch memory is generally used as an addition to caches or as a substitute of cache, but due to their comprehensive ease of programmability cache containing architectures are still to be chosen in numerous applications. In contrast to conventional caches in embedded schemes because of their better energy and silicon range effectiveness SPM (Scratch-Pad Memories) are being progressively used. Power consumption of ported applications can significantly be lower as well as portability of scratchpad architectures will be advanced with the language agnostic software management method which is suggested in this manuscript. To enhance the memory configuration and optimization on relevant architectures based on SPM, the variety of current methods are reviewed for finding the chances of optimizations and usage of new methods as well as their applicability to numerous schemes of memory management are also discussed in this paper.

Publication Details

Page(s) 305-312

DOI 10.22581/muet1982.1902.05

Published Journal: Mehran University Research Journal of Engineering and Technology, Volume: 38, Issue: 2, Year: 2019

Request the full text from PASTIC

References

Banakar, 2002.Memory: Design Alternative for Cache On-Chip Memory in Embedded Systems”, 73 -78

Shivaraj , K., and Dharishini, P.P.P., 2015., 1 5 -8

Pena, 2014., 123 -131

Verma, 2005., 41 -56

Kannan, ., 612 -617

IEEE, 2009., -

Lu, 2013.Smart Stack Data Management for Software Managed Multicores”, 149 -

Bai, 2010.Data Management for Limited Local Memory (LLM) Multi-Core Processors”, 317 -325

Bai,Ph, 2014., -

Lee, 2012., 2 29 -2

Gao,Ph,Columbia, 2014., -

Mattson,ChipTerascale, 2008.Network-on-a-, 38 80 -

Grosser,Low-LevelIntermediate, 2012., 4 1250010 -

Javaid,Technology, 2017.An Analysis on Replacement Algorithms, 10 -