Algorithm for Hardware Trojan Avoidance in Network-on-chip. | [Bahria University Journal of Information & Communication Technologies • 2017]

Author(s):

1. Naveed Khan Baloch: University of Engineering & Technology (UET), Taxila, Pakistan

2. Ayaz Hussain: University of Engineering & Technology (UET), Taxila, Pakistan

3. Ayesha Haq: University of Engineering & Technology (UET), Taxila, Pakistan

4. MIram Baig: University of Engineering & Technology (UET), Taxila, Pakistan

Abstract:

- Network on Chip (NoC) is the promising solution to the existing scalability issues in System on Chip (SoC). However, it is exposed to security threats like extraction of secret information from IP cores, availability of network or information on time which is called Hardware Trojan. In this paper, we propose an efficient hardware trojan detection and avoidance technique. Trojans can be inserted at various locations in the network i.e. links and internal modules of the router. These trojans affect the performance of the chip. We have selected trojans that are inserted in the internal modules and results in increased latency and permanent deadlock situations. The proposed Trojan detection and avoidance algorithm named as Bypassing Trojan Affected Router (BTER) is capable of avoiding a trojan effected router in a 2D mesh NoC architecture by modifying the routing algorithm. We use four traffic patterns uniform, shuffle, transpose and tornado for performance evaluation. Results show that proposed technique not only provide better reliability but also decreases latency at least 2 times in case of the uniform traffic pattern, 1.5 times in case of shuffle pattern and transpose pattern 1.2 times in case tornado as compared to the state of the art techniques.

Page(s): 2-9

DOI: DOI not available

Published: Journal: Bahria University Journal of Information & Communication Technologies, Volume: 10, Issue: 2, Year: 2017

Keywords:

Keywords are not available for this article.

References:

[1] N. A. P. N. S.Ravanaraja, .Survey exploration of networkon-chip architecture, -

[2] S. S.Bhople,M.Gaikwad, 2013.A comparative study of different topologies for network-on-chip architecture,International Journal of Computer Applications 1 -3

[3] N.Choudhary, 2012.Network-on-chip: a new soc communication infrastructure paradigm,International Journal of Soft Computing and Engineering 1 332 -335

[4] R. S.Chakraborty,S.Narasimhan,S.Bhunia, 2009.HLDVT 2009, 166 -171

[5] J.Rajendran,E.Gavas,J.Jimenez,V.Padman,R.Karri, 2010.Towards a comprehensive and systematic classification of hardware trojans,” in Circuits and Systems (ISCAS),Proceedings of 2010 IEEE International Symposium on. IEEE 1871 -1874

[6] R.Karri,J.Rajendran,K.Rosenfeld,M.Tehranipoor, 2010.Trustworthy hardware: Identifying and classifying hardware trojans, 43 39 -46

[7] S.Bhunia,M. S.Hsiao,M.Banga,S.Narasimhan, 2014.Hardware trojan attacks: threat analysis and countermeasures,” Proceedings of the IEEE 102 1229 -1247

[8] M.Tehranipoor,F.Koushanfar, 2010.A survey of hardware trojan taxonomy and detection,” IEEE design & test of computers, 27 -

[9] A.Agarwal,C.Iskander,R.Shankar, 2009.Survey of network on chip (noc) architectures & contributions,”,Journal of engineering, Computing and Architecture 3 21 -27

[10] R.Torrance,D.James, 2007.Reverse engineering in the semiconductor industry, 429 -436

[11] H.Salmani,M.Tehranipoor,J.Plusquellic, 2009.New design strategy for improving hardware trojan detection and reducing trojan activation time,” in Hardware-Oriented Security, 66 -73

[12] Y.Jin,Y.Makris, 2008.HOST 2008, 51 -57

[13] J.Li,J.Lach, 2008.HOST 2008, 8 -14

[14] S.Narasimhan,D.Du,R. S.Chakraborty,S.Paul,F. G.Wolff,C. A.Papachristou,K.Roy,S.Bhunia, 2013.Hardware trojan detection by multiple-parameter side-channel analysis,” IEEE Transactions on computers, 62 2183 -2195

[15] F.Koushanfar,A.Mirhoseini, 2011.A unified framework for multimodal submodular integrated circuits trojan detection,” IEEE Transactions on Information Forensics and Security 6 162 -174

[16] S.Narasimhan,X.Wang,D.Du,R. S.Chakraborty,S.Bhunia, 2011.Tesr: A robust temporal self-referencing approach for hardware trojan detection,” in Hardware-Oriented Security and Trust (HOST,2011 IEEE International Symposium on. IEEE 71 -74

[17] N.Yoshimizu, 2014.Hardware trojan detection by symmetry breaking in path delays,” in Hardware-Oriented Security and Trust (HOST,2014 IEEE International Symposium on. IEEE 107 -111

[18] R.JS,D. M. Ancajas , K.,Chakraborty , and S.,Roy, 2015.Runtime detection of a bandwidth denial attack from a rogue networkon-chip,” in Proceed-ings of the 9th,International Symposium on Networks-on-Chip. ACM 8 -

[19] D. M. Ancajas , K.,Chakraborty , and S.,Roy, 2014.Fort-nocs: Mitigating the threat of a compromised noc,in Proceedings of the 51st Annual Design Automation Conference 1 -6

[20] S. T.King,J.Tucek,A.Cozzie,C.Grier,W.Jiang,Y.Zhou, 2008.Designing and implementing malicious hardware,” LEET 8 1 -8

Citations

Downloads

Views