K-band PLL based Frequency Synthesizer. | [Proceedings 6th International Bhurban Conference on Applied Sciences and Technology • 2009]

Author(s):

1. Muhammad Kashif: Centre for Wireless Communication & Radar Technology, NESCOM, Islamabad Pakistan

2. Zahid Yaqoob Malik: Centre for Wireless Communication & Radar Technology, NESCOM, Islamabad Pakistan

3. Mubashar Yasin: Centre for Wireless Communication & Radar Technology, NESCOM, Islamabad Pakistan

4. Muhammad Imran Nawaz: Centre for Wireless Communication & Radar Technology, NESCOM, Islamabad Pakistan

Abstract:

The design and implementation of a K-band (22GHz) PLL frequency synthesizer is described. The frequency source was intended to be used in a test and measurement setup and the design goal was to achieve spurious free signal with lower phase noise and lesser harmonics. The PLL is locked at half of the output frequency; therefore there is frequency doubler at the output stage. The output signal from the PLL is multiplied bandpass filtered and amplified to get the desired signal at desired power level.

Page(s): 136-139

DOI: DOI not available

Published: Journal: Proceedings 6th International Bhurban Conference on Applied Sciences and Technology , Volume: 2, Issue: 0, Year: 2009

Keywords:

Keywords are not available for this article.

References:

References are not available for this document.

Citations

Citations are not available for this document.

Citations

Downloads

Views